Database

Creator

Date

Thumbnail

Search results

1 records were found.

A vertical partial gate carbon nanotube (CNT) field-effect transistor (FET), which is amenable to the vertical CNT growth process and offers the potential for a parallel CNT array channel, is simulated using a self-consistent atomistic approach. We show that the underlap between the gate and the bottom electrode (required for isolation between electrodes) is advantageous for transistor operation because it suppresses ambipolar conduction. A vertical CNTFET with a gate length that covers only 1/6 of the channel length has a much smaller minimum leakage current than one without underlap, while maintaining comparable on current. Both n-type and p-type transistor operations with balanced performance metrics can be achieved on a single partial gate FET by using proper bias schemes. Even with a gate underlap, it is demonstrated that increa...
Want to know more?If you want to know more about this cutting edge product, or schedule a demonstration on your own organisation, please feel free to contact us or read the available documentation at http://www.keep.pt/produtos/retrievo/?lang=en